Learning to Design Accurate Deep Learning Accelerators with Inaccurate Multipliers

Paras Jain[2*]

with Safeen Huda[1], Martin Maas[1], Joseph Gonzalez[2], Ion Stoica[2] and Azalia Mirhoseini[1]

[1] *Google*

[2] *UC Berkeley*

** Work done while an intern at Google Brain*

Google Research



Deep learning's inference energy problem



Rise of high-parameter models

Deep learning's inference energy problem



Rise of high-parameter models

Inference is 80%+ of DNN workloads (AWS, Facebook)

Deep learning's inference energy problem



Rise of high-parameter models

Inference is 80%+ of DNN workloads (AWS, Facebook)

Energy demands of inference rapidly climbing

Approximate computing as a new way to save power on DNN accelerators



- Deep learning models are tolerant to approximations like quantization

Approximate computing as a new way to save power on DNN accelerators

- Deep learning models are tolerant to approximations like quantization
- We study: emerging approximate multipliers + adders to trade-off accuracy for power
- *Complementary* approach to quantization and sparsity
- **Challenge:** how to maintain high accuracy under approximation?

Approximate computing as a new way to save power on DNN accelerators

Quantization

Approximate MACs

How to achieve power savings with an approximate inference accelerator *without any accuracy loss on a large-scale dataset*?

Background: approximate MACs to trade-off power and accuracy



- Parts of fully-accurate circuits can be removed to trade-off **accuracy for better power efficiency**
- Example: truncate the carry chain in an 8-bit adder
- Extensive prior work to produce such multipliers/adders [1] [2] [survey].
- Functionally approximate circuits only

[1] https://dl.acm.org/doi/10.1145/2228360.2228509
[2] https://ieeexplore.ieee.org/abstract/document/7926993
[survey] https://www.osti.gov/pages/servlets/purl/1286958

Background: approximate MACs to trade-off power and accuracy



- Parts of fully-accurate circuits can be removed to trade-off **accuracy for better power efficiency**
- Example: truncate the carry chain in an 8-bit adder
- Extensive prior work to produce such multipliers/adders [1] [2] [survey].
- Functionally approximate circuits only

[1] https://dl.acm.org/doi/10.1145/2228360.2228509
[2] https://ieeexplore.ieee.org/abstract/document/7926993
[survey] https://www.osti.gov/pages/servlets/purl/1286958

Background: approximate MACs to trade-off power and accuracy



A x B ≈ C

4.2% mean relative error
3.61x lower energy consumption

V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017

Challenge: Prior designs with approximate MACs degrade accuracy

	Largest dataset	Model MACs	Retrain free?	Zero loss?
Venkataramani et al. [43]	CIFAR-10	<1M	✗	✗
Zhang et al. [45]	CALTECH	<1M	✗	✗
Sarwar et al. [37]	CIFAR-100	<1M	✗	✗
Mrazek et al. [34]	CIFAR-10	21M	✓	✗
Mrazek et al. [33]	CIFAR-10	120M	✓	✗

Must incur accuracy penalty!

Evaluated on CIFAR w/ small models

This work: We show it is possible to use approximation and maintain accuracy

	Largest dataset	Model MACs	Retrain free?	Zero loss?
Venkataramani et al. [43]	CIFAR-10	<1M	✗	✗
Zhang et al. [45]	CALTECH	<1M	✗	✗
Sarwar et al. [37]	CIFAR-100	<1M	✗	✗
Mrazek et al. [34]	CIFAR-10	21M	✓	✗
Mrazek et al. [33]	CIFAR-10	120M	✓	✗
AutoApprox (ours)	ImageNet-1k	2B	✓	✓

10^3 more data (bytes)

Key Insight: Add additional approximate units next to exact units as a low-power “fast-path”



At inference, router selects one systolic array

Error-tolerant workloads:

→ Save power by using approximate MAC

Sensitive workloads:

→ Maintain accuracy by using exact MAC

AutoApprox: full-stack framework to design zero-loss approximate accelerators



Contributions:

1. **Approx. TPU architecture** w/ exact fallback
2. **Whole chip PPA estimates**
3. **Fast e2e accuracy simulation:** 7000x simulation speedup
4. **ML-guided search:** Novel Bayesian optimizer for large combinatorial space of circuits

Candidate hardware generation

Automatically generate diverse approximate accelerators



Contributions:

1. **Approx. TPU architecture** w/ exact fallback
2. **Whole chip PPA estimates**
3. **Fast e2e accuracy simulation:** 7000x simulation speedup
4. **ML-guided search:** Novel Bayesian optimizer for large combinatorial space of circuits

Candidate hardware generation

Automatically generate diverse approximate accelerators



TPUv3-based architectural template



AutoApprox instantiates
1 to 4 new systolic arrays

Google Research

Candidate hardware generation

Automatically generate diverse approximate accelerators



TPUv3-based architectural template



- Systolic array generator instantiates diverse set of approximate TPU designs
- **Architectural template**: TPU w/ sister approximate matrix multipliers
- **Approximate MAC bank**: 36 MACs from prior work, can be augmented w/ new designs

Google Research

Candidate hardware generation

Automatically generate diverse approximate accelerators



TPUv3-based architectural template



AutoApprox instantiates
1 to 4 new systolic arrays

Advantages:

- Retain fallback exact MXU tile for non-approximate workloads
- Simple to deploy via one additional compiler pass
- More efficient than routing to multiple MACs inside MXU

Google Research

Performance estimation of candidates



Contributions:

1. **Approx. TPU architecture** w/ exact fallback
2. **Whole chip PPA estimates**
3. **Fast e2e accuracy simulation:** 7000x simulation speedup
4. **ML-guided search:** Novel Bayesian optimizer for large combinatorial space of circuits

Performance estimation of candidates: POWER, AREA

Power and area estimates are whole-chip, not per-multiplier



Per-multiplier energy usage is poorly correlated with whole-chip energy usage post-synthesis

Why?: Smaller multiplier means lower power usage from interconnect

Performance estimation of candidates



Contributions:

1. **Approx. TPU architecture** w/ exact fallback
2. **Whole chip PPA estimates**
3. **Fast e2e accuracy simulation:** 7000x simulation speedup
4. **ML-guided search:** Novel Bayesian optimizer for large combinatorial space of circuits

Performance estimation of candidates: ACCURACY

Very large datasets are important but cost-prohibitive to simulate

ImageNet:
1.2M training samples
50K validation samples
224x224 images

- Most important use-cases involve large, diverse datasets
- **MNIST, CIFAR-10 not representative!**

Performance estimation of candidates: ACCURACY

Very large datasets are important but cost-prohibitive to simulate

ImageNet:
1.2M training samples
50K validation samples
224x224 images

Evaluating single ImageNet sample with commercial simulator takes **4.2 hours**

Performance estimation of candidates: ACCURACY

Very large datasets are important but cost-prohibitive to simulate

ImageNet:
1.2M training samples
50K validation samples
224x224 images

Evaluating single ImageNet sample with commercial simulator takes **4.2 hours**

Solution: cache results, factorize LUTs



Related approach (caching only): V. Mrazek, L. Sekanina, and Z. Vasicek. Using libraries of approximate circuits in design of hardware accelerators of deep neural networks. AICAS, 2020.

Performance estimation of candidates



Contributions:

1. **Approx. TPU architecture** w/ exact fallback
2. **Whole chip PPA estimates**
3. **Fast e2e accuracy simulation:** 7000x simulation speedup
4. **ML-guided search:** Novel Bayesian optimizer for large combinatorial space of circuits

ML-guided search to jointly search for hardware + mapping

Two phase search space finds zero-loss chips but is enormous



ML-guided search to jointly search for hardware + mapping

Two phase search space finds zero-loss chips but is enormous

Phase 1: Which approximate MXU tiles to use?



Phase 2: How to map workload to each tile?



ML-guided search to jointly search for hardware + mapping

Two phase search space finds zero-loss chips but is enormous



ML-guided search to jointly search for hardware + mapping

Accelerate search w/ Bayesian optimization, pruning and continuous relaxation

$$
\begin{aligned}
\min_{Z} \quad & \sum_{i=1}^{N} q_i^{\intercal} Z_i \\
\text{s.t.} \quad & \text{ACC}(Z) \geq \tau \\
& \text{AREA}(Z) \leq \phi \\
& \sum_{j=1}^{K} Z_{ij} = 1 \qquad \forall i \in \{1, \ldots, N\} \\
& Z \in \{0,\, 1\}^{N \times K}
\end{aligned}
$$

Search space $O(2^{268})$

ML-guided search to jointly search for hardware + mapping

Accelerate search w/ Bayesian optimization, pruning and continuous relaxation

$$
\begin{aligned}
\min_{Z} \quad & \sum_{i=1}^{N} q_i^{\intercal} Z_i \\
\text{s.t.} \quad & \text{ACC}(Z) \geq \tau \\
& \text{AREA}(Z) \leq \phi \\
& \sum_{j=1}^{K} Z_{ij} = 1 \qquad \forall i \in \{1, \ldots, N\} \\
& Z \in \{0,\, 1\}^{N \times K}
\end{aligned}
$$

Search space $O(2^{268})$

(a) Bayesian optimization to balance exploration + exploitation w/ learned surrogate cost function

ML-guided search to jointly search for hardware + mapping

Accelerate search w/ Bayesian optimization, pruning and continuous relaxation

$$
\begin{aligned}
\min_{Z} \quad & \sum_{i=1}^{N} q_i^{\intercal} Z_i \\
\text{s.t.} \quad & \text{ACC}(Z) \geq \tau \\
& \text{AREA}(Z) \leq \phi \\
& \sum_{j=1}^{K} Z_{ij} = 1 \qquad \forall i \in \{1, \ldots, N\} \\
& Z \in \{0,\, 1\}^{N \times K}
\end{aligned}
$$

Search space O(2^{268})

(a) Bayesian optimization to balance exploration + exploitation w/ learned surrogate cost function

(b) Prune catastrophic trials using greedy lower bound

ML-guided search to jointly search for hardware + mapping

Accelerate search w/ Bayesian optimization, pruning and continuous relaxation

$$
\begin{aligned}
\min_{Z} \quad & \sum_{i=1}^{N} q_i^{\intercal} Z_i \\
\text{s.t.} \quad & \text{ACC}(Z) \geq \tau \\
& \text{AREA}(Z) \leq \phi \\
& \sum_{j=1}^{K} Z_{ij} = 1 \qquad \forall i \in \{1, \ldots, N\} \\
& Z \in \{0,\, 1\}^{N \times K}
\end{aligned}
$$

Search space $O(2^{268})$

(a) Bayesian optimization to balance exploration + exploitation w/ learned surrogate cost function

(b) Prune catastrophic trials using greedy lower bound

(c) Relax combinatorial search space into continuous space

Results: Evaluating AutoApprox on large-scale workload + dataset

Workload: ResNet-50 on ImageNet-1k
Evaluating routed TPU design w/ approximate cores
Energy, perf. and area evaluated at <10nm PDK

Hardware design	**Total chip energy** (relative to exact)	**Total chip area** (exact + approx)	**Top-1 accuracy**	**Top-5 accuracy**
Exact 8-bit MXU	1.0×	1.0×	72.1%	90.7%

Results: Evaluating AutoApprox on large-scale workload + dataset

Workload: ResNet-50 on ImageNet-1k
Evaluating routed TPU design w/ approximate cores
Energy, perf. and area evaluated at <10nm PDK

Hardware design	Total chip energy (relative to exact)	Total chip area (exact + approx)	Top-1 accuracy	Top-5 accuracy
Exact 8-bit MXU	1.0×	1.0×	72.1%	90.7%
Greedy layerwise search	0.976×	1.281×	71.2%	90.3%
Google Vizier [12]	0.969×	2.712×	65.82%	86.2%

1%-6% lower accuracy than baseline

Results: Evaluating AutoApprox on large-scale workload + dataset

Workload: ResNet-50 on ImageNet-1k
Evaluating routed TPU design w/ approximate cores
Energy, perf. and area evaluated at <10nm PDK

Hardware design	Total chip energy (relative to exact)	Total chip area (exact + approx)	Top-1 accuracy	Top-5 accuracy
Exact 8-bit MXU	1.0×	1.0×	72.1%	90.7%
Greedy layerwise search	0.976×	1.281×	71.2%	90.3%
Google Vizier [12]	0.969×	2.712×	65.82%	86.2%
AutoApprox-S (power optimized)	0.939×	1.844×	66.5%	87.42%
AutoApprox-L (balanced)	0.968×	0.948×	72.5%	90.7%

3.2% - 6.1% energy savings!

Results: Significant energy savings for TPU with zero accuracy loss

Workload: ResNet-50 on ImageNet-1k
Evaluating routed TPU design w/ approximate cores
Energy, perf. and area evaluated at <10nm PDK

Hardware design	Total chip energy (relative to exact)	Total chip area (exact + approx)	Top-1 accuracy	Top-5 accuracy
Exact 8-bit MXU	1.0×	1.0×	72.1%	90.7%
Greedy layerwise search	0.976×	1.281×	71.2%	90.3%
Google Vizier [12]	0.969×	2.712×	65.82%	86.2%
AutoApprox-S (power optimized)	0.939×	1.844×	66.5%	87.42%
AutoApprox-L (balanced)	0.968×	0.948×	72.5%	90.7%
AutoApprox-XL (accuracy optimized)	1.024×	1.189×	73.1%	91.1%

Improve accuracy by 1%

Results: AutoApprox system pareto optimal to baselines

Workload: ResNet-50 on ImageNet-1k
Evaluating routed TPU design w/ approximate cores
Energy, perf. and area evaluated at <10nm PDK



Results: AutoApprox system pareto optimal to baselines

Workload: VGG-19 on CIFAR-10
Evaluating routed TPU design w/ approximate cores
Energy, perf. and area evaluated at <10nm PDK



Learning to Design Accurate Deep Learning Accelerators with Inaccurate Multipliers

Paras Jain, Safeen Huda, Martin Maas, Joseph Gonzalez, Ion Stoica, Azalia Mirhoseini

Please reach out!
parasj@berkeley.edu

Problem: How to achieve power savings with an approximate inference accelerator without any accuracy loss on a large-scale dataset?

Approach: Pack heterogenous approximate MXUs as sidekicks to a fallback exact MXU

Contributions:

- Approx. TPU architecture w/ exact fallback
- Whole chip PPA estimates
- Fast e2e accuracy simulation
- ML-guided search

Key results:

- Save up to 6% MXU power end-to-end on real TPU design (<10nm)
- Method significantly outperforms competitive baselines
- Opens new orthogonal avenue for chip efficiency beyond quantization + sparsity